A Comparative Study of Dynamic Latch Comparator
نویسنده
چکیده
This paper presents the comparison between CMOS dynamic latch comparators. The circuit has been simulated using SPICE tool with 0.35μm technology, supply voltage of 3 V and 3.3 V respectively. The circuits studied and simulated in this paper are Preamplifier dynamic latch circuit that consists of a preamplifier followed by a double regenerative dynamic latch and the Buffered dynamic latch circuit that consists of a basic dynamic latch comparator followed by an inverter buffer stage. The power dissipation of preamplifier latch and buffered latch comparator operating at frequency 160 MHz and 100 MHz are 960.129 μW and 1.132 mW respectively.
منابع مشابه
Design and Analysis of an Ultra Low Power Clocked Regenerative Comparator
This paper explores various available comparator designs and proposes an improved ultra low power comparator with reduced delay at 90nm. Dynamic comparators which are extensively used in data converters and digital signal processors require low power consumption and high speed. A clock based dynamic comparator is simulated with delay of 64ps and power dissipation of 31.8μW. The comparator struc...
متن کاملDesign Of High Performance CMOS Dynamic Latch Comparator
High performance analog to digital converters (ADC), memory sense amplifiers, and Radio Frequency identification applications, data receivers with less area and power efficient designs has attracted a broad range of dynamic comparators. This paper presents an ameliorate design for a dynamic latch based comparator in attaining high performance. The comparators accuracyis mainly defined by two fa...
متن کاملA High-Speed and Low-Offset Dynamic Latch Comparator
Circuit intricacy, speed, low-offset voltage, and resolution are essential factors for high-speed applications like analog-to-digital converters (ADCs). The comparator circuit with preamplifier increases the power dissipation, as it requires higher amount of currents than the latch circuitry. In this research, a novel topology of dynamic latch comparator is illustrated, which is able to provide...
متن کاملLow Power CMOS Dynamic Latch Comparator using 0.18μm Technology
The design and analysis of low power, high speed CMOS dynamic latch comparator is presented. The comparator combines the features of both, the resistive dividing network and differential current sensing comparator. The proposed design will improve the comparator performance by reducing the propagation delay, power dissipation. Simulation results are obtained in 0.18um with supply voltages of 1....
متن کاملSimulation of Different Characteristics of CMOS Charge Sharing Dynamic Latch Comparator in 0.35μm, 0.25μm and 0.18μm Technologies
Abstract — The design and various analysis of low power, high speed CMOS dynamic latch comparator is presented. The comparator combines the features of both, the resistive dividing network and differential current sensing comparator. The proposed design will improve the comparator performance by reducing the propagation delay, power dissipation, offset with high ICMR. Simulation results are obt...
متن کامل